[WTB] AMD 64 Core 'ES' and ''QS' CPU's
- Thread starter kbhinkle
- Start date
Notice: Page may contain affiliate links for which we may earn a small commission through services like Amazon Affiliates or Skimlinks.
Unlocked for OCing. You could break lots of WRs on hwb*t with dual OCed 7742's for example.
Oh, that makes a lot of sense. I guess it's a bit more like a lottery though - have heard of many enthusiasts getting CPUs that barely work at all let alone overclock well.
offtopic question:
how do you find out if some parts inside an ES or QS cpu is dead ?? thus not the whole cpu but some parts ??
how do you find out if some parts inside an ES or QS cpu is dead ?? thus not the whole cpu but some parts ??
In theory, JTAG and HDT but those aren't available to us.
Technically the BMC could be used to access those and give you specifics but i don't know any of the vendors who is doing that.
There are Machine Check Registers inside the CPU to signal Hardware errors and those should be what all those are based on.
At least that is where the windows MCE error Bsods and messages come form.
Practically, if you turn of cores and CCDs and it works after that. Not that my SM H11ssl does that through the default bios settings ...
Yes, short for Hardware Debug Tool. Physical Boxes that you connect to the System through a Header meant for it.
Open Compute Project • Project Olympus AMD EPYC Processor Motherboard Specification is an interesting read containing a minuscule amount of info about HDT and JTAG.
At least that is the first and only reference i can think about that should be accessible.
Don't have a link in hand, otherwise i'd link it.
Intels equivalent are the XDP boxes.
i got this. is it going to work for me to detect some broken parts inside epyc cpu, @RageBone ??
www.elmorlabs.com
but i can also buy this if it is going to work for my purpose
www.elmorlabs.com
EVC2 *discontinued* - ElmorLabs
This product is sold out and will not be re-stocked Instead please check out the EVC2SX EVC2 SPI/UART/I2C-module with USB interface The EVC2 aims to enable DIY users to get more out of their computer parts. It’s main focus is enabling digital or analog voltage control, but can also be used to...
www.elmorlabs.com
but i can also buy this if it is going to work for my purpose
ElmorLabs EVC2SX *discontinued* - ElmorLabs
The ElmorLabs EVC2 aims to enable users to get more out of their computer parts. It's main focus is enabling voltage control using I2C.
www.elmorlabs.com
@ari2asem it sadly won't.
It technically could but not for you, me, or any other normal person on here.
Not with the publicly available information.
If you happen to have access to a PPR for the cpu in question, well that'd then be an adventure.
The BMC on your Board should technically be enough, it just isn't because none of the vendors i had a look at are using its capability in any useful way in that direction or simply aren't verbose enough.
How about you DM me with some more details about your setup and why you even think that to be relevant?
It technically could but not for you, me, or any other normal person on here.
Not with the publicly available information.
If you happen to have access to a PPR for the cpu in question, well that'd then be an adventure.
The BMC on your Board should technically be enough, it just isn't because none of the vendors i had a look at are using its capability in any useful way in that direction or simply aren't verbose enough.
How about you DM me with some more details about your setup and why you even think that to be relevant?
@Wasmachineman_NL thank you again. Sadly not what i was looking for.
Turns out, what i meant is actually public.
Of interest specifically is the SB-RMI that provides limited access to registers that contain some error information.
The problems would be to interface with the APML, to then get the protocol working, followed by reading the registers and interpreting their meaning.
An Adventure for sure.
Oh look, there is progress.
Turns out, what i meant is actually public.
Of interest specifically is the SB-RMI that provides limited access to registers that contain some error information.
The problems would be to interface with the APML, to then get the protocol working, followed by reading the registers and interpreting their meaning.
An Adventure for sure.
Oh look, there is progress.
Last edited: