Intel Shipping an ARM Server SoC: The Stratix 10 FPGA

[Patrick Kennedy]

Intel is now shipping an ARM SoC in the (Altera) Intel Stratix 10 FPGA that provides 10 TFLOPS of single precision compute

The post Intel Shipping an ARM Server SoC: The Stratix 10 FPGA appeared first on ServeTheHome - Server and Workstation Reviews.

Related posts:

1. EMC and NetApp do Hadoop, Intel Z68/ 22nm Atom, LSI shipping volume, Gluster Appliance
2. Intel Brand Server Motherboards for Haswell Xeon E3-1200 V3 Processors
3. AMD 16-Core Interlagos Opteron 6200 Series Shipping
4. Tyan Server Motherboards for Haswell Intel Xeon E3-1200 V3 Processors

Continue reading...

 

[gigatexal]

Never thought I'd see this, interesting though. Looks like all the high compute of the GPU might be converging onto general puprose chips and we will see more SOCs like this in the future: GP-CPU a la a xeon or arm chip, coupled with some FPGA stuff for compute, and perhaps in the case of AMD, radeon graphics to boot all on a single chip. Throw together disk controllers and memory controllers and the like and you have one chip that controls almost everything.

 

[mtekk]

These style of SOCs have been around for a while now, and both Xilinx and Intel have high end A series ARM cores + FPGA fabric products. They do have hardened EMIFs (DDR3/DDR4 controllers), at least one for the HPS, and one (or more) for the fabric. Also, note that each of the transceiver lanes can directly interface with a SFP+ transceiver (need to implement the MAC in the fabric, but it can do it). Intel is pushing a UEFI based bootloader for the "10" generation SOC devices, and you can run Linux on them. Even better, you can reload the FPGA from the HPS (ARM cores), swapping in and out features as you need them (in theory).

Also note, the Stratix 10 FPGA is a MCM, using silicon bridges between the main FPGA/HPS die and the transceivers. They call this EMIB. The neat thing here is they do not need a full silicon interposer the size of the entire footprint of all the individual dies combined as traditional 2.5D process need (e.g. the AMD Fury graphic chipset with HBM has a large silicon interposer). I'd expect this to be seen on more Intel products in the not so distant future.https://www-ssl.intel.com/content/www/us/en/foundry/emib.html