Second AMD Naples Server Pictures and Platform Block Diagram 112 PCIe Lanes Exposed!

Discussion in 'STH Main Site Posts' started by Patrick Kennedy, Apr 6, 2017.

  1. Patrick Kennedy

    Patrick Kennedy Guest

    We have pictures of a second publicly disclosed AMD Naples server platform and a block diagram showing 112 usable PCIe 3.0 lanes on a dual socket server

    The post Second AMD Naples Server Pictures and Platform Block Diagram 112 PCIe Lanes Exposed! appeared first on ServeTheHome.

    Related posts:
    1. First Intel Skylake-EP Purley Platform Server Publicly Released – Analysis
    2. AMD Naples – Competition Re-Ignites as Zen Hits the Server Market
    3. Exploring a production Cavium ThunderX platform with a Gigabyte R120-T30 1U server
    4. The Big WHS: First (Big) Pictures
    [​IMG]
    [​IMG] [​IMG] [​IMG] [​IMG] [​IMG] [​IMG] [​IMG] [​IMG] [​IMG]

    Continue reading...
     
    #1
    Patrick Kennedy, Apr 6, 2017
    eva2000 likes this.
  2. cliffr

    cliffr Member

    Joined:
    Apr 2, 2017
    Messages:
    77
    Likes Received:
    31
    Rockstar
     
    #2
    cliffr, Apr 6, 2017
  3. Patriot

    Patriot Moderator

    Joined:
    Apr 18, 2011
    Messages:
    1,279
    Likes Received:
    658
    I think the coolest part of this platform is the pcie lane config. 128 per cpu with 112 usable. In dual cpu config half the lanes are used to talk to each other... So you get the same amount of lanes with 1 or 2 cpus.
     
    #3
    Patriot, Apr 6, 2017
Similar Threads: Second Naples
Forum Title Date
STH Main Site Posts Second Generation Intel Xeon Scalable SKU List and Value Analysis Apr 2, 2019
STH Main Site Posts How fast do you deploy? Hyperscalers deploy servers in under 3 seconds Jan 18, 2019
STH Main Site Posts AWS Changing to Per Second Billing on October 2 2017 Sep 21, 2017
STH Main Site Posts Facebook at Open Compute Summit 2017 – 7.5 Quadrillion Web Server Instructions Per Second Mar 8, 2017
STH Main Site Posts AMD EPYC Naples Memory Population Performance Impact Jul 31, 2018

Share This Page