ES Xeon Discussion

Notice: Page may contain affiliate links for which we may earn a small commission through services like Amazon Affiliates or Skimlinks.

Yaniko

New Member
Jun 17, 2021
2
0
1
no way. SM removed A0 support.
while other vendors BIOS can modified, Supermicro RootOfTrust(RoT) makes BIOS mods impossible.
Oh... It's very sad to hear.

I also have an OEM version of the Inspur server marked G220-B3. Unfortunately, I can't get any support, as there is absolutely no information about this server anywhere.

All the server software, including the BIOS, is dated 2023. All the 4th generation processors I have work fine on it, but I doubt that 5th generation processors will work on it without modifications.

Is there any chance to do something and add support for 5th generation?
 

RolloZ170

Well-Known Member
Apr 24, 2016
9,415
3,017
113
germany
I also have an OEM version of the Inspur server marked G220-B3.
All the 4th generation processors I have work fine on it, but I doubt that 5th generation processors will work on it without modifications.
Is there any chance to do something and add support for 5th generation?
at least the microcode must be in but that's not all. EMR cpuid is completely different range.
uncore support code is missing (Intel RC/MRC)
 

Iaroslav

Active Member
Aug 23, 2017
122
29
28
39
Kyiv
Hello, everyone!
I was lucky enough to get X12DPU based system not by the "Complete System Only" weird pricing. The next thing is to get a decent CPU for it.
My dream ones are 6326 or 6336Y for 3200MHz and enough fast cores. Yet they aren't old enough to be affordable on eBay. I have some time, but want to test the system on arrival and before the prod usage.
So, my question if there are any similar to the above-mentioned under $150 stable QS CPUs that will run on this MB? Or some 4310's is my best option now?
 

RolloZ170

Well-Known Member
Apr 24, 2016
9,415
3,017
113
germany
Last edited:
  • Like
Reactions: Iaroslav

RolloZ170

Well-Known Member
Apr 24, 2016
9,415
3,017
113
germany
What CPUs are supported out of the box on the Asus Z13PE-D16?
Z13PE-D16:
SPR stepping E (possibly not early E0 like Q03J)
EMR stepping A1 (QS,prod.)
Z13PP-D32:
first BIOS includes SPR stepping D0 microcode, but not tested

Do I need to flash the microcode or anything else?
unclear. mostly that is not enough. SPS/ME can reject D0, apart from the microcode there is more.
 
Last edited:
  • Like
Reactions: ProDFX and tms

RolloZ170

Well-Known Member
Apr 24, 2016
9,415
3,017
113
germany
What CPUs are supported out of the box on the Asus Z13PE-D16? Do I need to flash the microcode or anything else?
even on most Gigabyte motherboards need a BIOS patch to run EMR-SP stepping A0.
maybe this applies to the Asus Z13PE-D16. if you are located in europe and have the board i can provide a Q2T7 for test.
 

ProDFX

New Member
Nov 5, 2024
2
1
3
even on most Gigabyte motherboards need a BIOS patch to run EMR-SP stepping A0.
maybe this applies to the Asus Z13PE-D16. if you are located in europe and have the board i can provide a Q2T7 for test.
thanks, but I'm still choosing a board :) what patch is required for Gigabyte?
 
  • Like
Reactions: RolloZ170

Bicochma

New Member
Jan 11, 2025
7
5
3
if you have the motherboard and 2x Q2SR i can provide it ( if realy needed )
we have already 2x Q30G running on MS73-HB1 with a little help.
any details about making 2x Q30Gs running at the same time?
Bios modify required?
I have got some Q30Gs and Q2T7s
 

Cythisia

Member
Jul 25, 2024
42
9
8
With disabled cores, does this slow down QYFP's cache access, or remove total cache? So say 56 disabled to 28 cores, still has access to full 105mb of cache? And is there a bios option to stop accessing cache from another socket? Or is the cache only accessed on the utilized socket cores?
 

RolloZ170

Well-Known Member
Apr 24, 2016
9,415
3,017
113
germany
And is there a bios option to stop accessing cache from another socket? Or is the cache only accessed on the utilized socket cores?
why do you not want the data from the much faster L3 ?
if you change the data in the Real RAM, it must be declared invalid if this location is stored in some L3 cache,
otherwise all other cores using the L3 cache work with wrong(old) data.